Abstract. Novel public-key cryptosystems beyond RSA and ECC are urgently required to ensure long-term security in the era of quantum computing. The most critical issue on the construction of such cryptosystems is to achieve security and practicability at the same time. Recently, lattice-based constructions were proposed that combine both properties, such as the lattice-based digital signature scheme presented at CHES 2012. In this work, we present a first highly-optimized SIMD-based software implementation of that signature scheme targeting Intel's Sandy Bridge and Ivy Bridge microarchitectures. This software computes a signature in only 634988 cycles on average on an Intel Core i5-3210M (Ivy Bridge) processor. Signature verification takes only 45036 cycles. This performance is achieved with full protection against timing attacks.
Introduction
Besides breakthroughs in classical cryptanalysis the potential advent of quantum computers is a serious threat to the established discrete-logarithm problem (DLP) and factoring-based public-key encryption and signature schemes, such as RSA, DSA and elliptic-curve cryptography. Especially when long-term security is required, all DLP or factoring-based schemes are somewhat risky to use. The natural consequence is the need for more diversification and investigation of potential alternative cryptographic systems that resist attacks by quantum computers. Unfortunately, it is challenging to design secure post-quantum signature schemes that are efficient in terms of speed and key sizes. Those which are known to be very efficient, such as the lattice-based NTRU-sign [15] have been shown to be easily broken [19] . Multivariate quadratic (MQ) signatures, e.g., Unbalanced Oil and Vinegar (UOV), are fast and compact, but their public keys are huge with around 80 kB and thus less suitable on embedded systemseven with optimizations the keys are still too large (around 8 Kb) [20] .
The introduction of special ring-based (ideal) lattices and their theoretical analysis (see, e.g., [18] ) provides a new class of signature and encryption schemes with a good balance between key size, signature size, and speed. The speed advantage of ideal lattices over standard lattice constructions usually stems from the applicability of the Number Theoretic Transform (NTT), which allows operations in quasi-linear runtime of O(n log n) instead of quadratic complexity. In particular, two implementations of promising lattice-based constructions for encryption [12] and digital signatures [14] were recently presented and demonstrate that such constructions can be efficient in reconfigurable hardware. However, as the proof-of-concept implementation in [12] is based on the generic NTL library [22] , it remains still somewhat unclear how these promising schemes perform on high-performance processors that include modern SIMD multimedia extensions such as SSE and AVX.
Contribution. The main contribution of this work is the first optimized software implementation of the lattice-based signature scheme proposed in [14] . It is an aggressively optimized variant of the scheme originally proposed by Lyubashevsky [17] without Gaussian sampling. We use security parameters p = 8383489, n = 512, k = 2 14 that are assumed to provide an equivalent of about 80 bits of security against attacks by quantum computers and 100 bits of security against classical computers. With these parameters, public keys need only 1536 bytes, private keys need 256 bytes and signatures need 1184 bytes. On one core of an Intel Core i5-3210M processor (Ivy Bridge microarchitecture) running at 2.5 GHz, our software can compute more than 3900 signatures per second or verify more than 55000 signatures per second. To maximize reusability of our results we put the software into the public domain 3 . We will additionally submit our software to the eBACS benchmarking project [4] for public benchmarking.
Outline. In Section 2 we first provide background information on the implemented signature scheme. Our implementation and optimization techniques are described in Section 3 and evaluated and compared to previous work in Section 4. We conclude with future work in Section 5.
Signature Scheme Background
In this section we briefly revisit the lattice-based signature scheme implemented in this work. For more detailed information as well as security proofs, please refer to [14, 17] .
Notation
In this section we briefly recall the notation from [14] . We use a similar notation and denote by R 
Definition
According to the description in [14] we have chosen a to be a randomly generated global constant. For the key generation described in Algorithm 1 we therefore basically perform sampling of random values from the domains R p n 1 followed by a polynomial multiplication with the global constant and an addition. The private key sk consists of the values s 1 , s 2 while t is the public key pk. Algorithm 2 signs
a message m specified by the user. In step 1 two polynomials y 1 , y 2 are chosen uniformly at random with coefficients in the range [−k, k]. In step 2 a hash function is applied on the higher-order bits of ay 1 +y 2 which outputs a polynomial c by interpreting the first 160-bit of the hash output as a sparse polynomial. In step 3 and 4, y 1 and y 2 are used to mask the private key by computing z 1 and z 2 . The algorithm only continues if z 1 and z 2 are in the range [−(k − 32), k − 32] and restarts otherwise. The polynomial z 2 is then compressed into z 2 in step 7 by Compress. This compression is part of the aggressive size reduction of the signature σ =(z 1 ,z 2 ,c) since only some portions of z 2 are necessary to maintain the security of the scheme. For the implemented parameter set Compress has a chance of failure of less than two percent which results in the restart of the whole signing process.
The verification algorithm VER as described in Algorithm 3 first ensures that all coefficients of z 1 , z 2 are in the range [−(k − 32), k − 32] and rejects the input otherwise by returning b = 0 to indicate an invalid signature. In the next step, az 1 +z 2 −tc is computed, transformed into the higher-order bits and then hashed. If the polynomial c from the signature and the output of the hash match, the signature is valid and the algorithm outputs b = 1 to indicate its success.
In Algorithm 4 the transformation of a polynomial into a higher-order representation is described. This algorithm exploits the fact that every polynomial Y ∈ R p n can be written as
go to step 1 Algorithm 5 describes the compression algorithm Compress which takes a polynomial y, a polynomial z with small coefficients and the security parameter k as well as p as input. It is designed to return a polynomial z that is compacted but still maintains the equality between the higher-order bits of y + z and y + z so that (y + z)
(1) = (y + z ) (1) . In particular, the parameters of the scheme are chosen in a way that the if-condition specified in step 3 is true only for rare cases. This is important since only values assigned to z [i] in step 6 to step 12 can be efficiently encoded.
The hash function H maps an arbitrary-length input {1, 0} * to a 512-coefficient polynomial with 32 coefficients in {−1, 1} and all other coefficients zero. The whole process of generating this string and its transformation into a polynomial with the above described character is shown in Algorithm 6. In step 1 the message is concatenated with a binary representation of the polynomial x generated Algorithm 4: Higher-order transformation algorithm Transform(y, k)
by the algorithm BinRep. It takes a polynomial x ∈ R p n as input and outputs a (somehow standardized) binary representation of this polynomial. The 160-bit hash value is processed by partitioning it into 32 blocks of 5 side-by-side bits (beginning with the lowest ones) that each correspond to a particular region in the polynomial c. These bits are r 4 r 3 r 2 r 1 r 0 where (r 3 r 2 r 1 r 0 ) 2 represents the position in the region interpreted as a 4-bit unsigned integer and the bit r 4 determines if the value of the coefficient is −1 or 1.
Parameters and Security
Parameters that offer a reasonable security margin of approximately 100 bits of comparable classical symmetric security are n = 512, p = 8383489, and k = 2 14 This parameter set is the primary target of this work. For some intuition on how these parameters were selected, how the security level has been computed, for a second parameter set and a security proof in the random-oracle model we refer again to [14] . In general, the security of the signature scheme is based on the Decisional Compact Knapsack (DCK p,n ) problem and the hardness of finding a preimage in the hash function. For solving the DCK problem one has to distinguish between uniform samples from R p n × R p n and samples from the distribution (a, as 1 + s 2 ) with a being chosen uniformly at random from R p n and s 1 , s 2 being chosen uniformly at random from R p n 1 . In comparison to the Ring-LWE problem [18] , where s 1 , s 2 are chosen from a Gaussian distribution of a certain range, this just leads to s 1 , s 2 with coefficients being either ±1 or zero. Therefore, the DCK problem is an "aggressive" variant of the LWE problem but is not affected by the Arora-Ge algorithm as only one sample is given for the DCK problem and not the required polynomially-many [1] . Note also that extraction of the private key from the public key requires to solve the search variant of the DCK problem. In [14] the hardness of breaking the signature scheme for the implemented parameter set is computed based on the root Hermite factor of 1.0066 and stated to provide roughly 100 bits of security. Finding a preimage in the hash function has classical time complexity of 2 l but is lowered to 2 l/2 by Grover's quantum algorithm [13] . As we use an output bit length of l = 160 from the hash function the implemented
scheme achieves a security level of roughly 80 bits of security against attacks by a quantum computer.
Software Optimization
In this section we show our approach to high-level optimization of algorithms and low-level optimization to make best use of the target micro-architecture.
High-Level Optimization
In the following we present high-level ideas to speed-up the polynomial multiplication, runtime behavior as well as randomness generation.
Polynomial multiplication. In order to achieve quasi-linear speed in O(n log n) when performing the essential polynomial-multiplication operation we use the Fast Fourier Transform (FFT) or more specifically the Number Theoretic Transform (NTT) [21] . The advantages offered by the NTT have recently been shown by a hard-and software implementation of an ideal lattice-based public key cryptosystem [12] . The NTT is defined in a finite field or ring for a given primitive n-th root of unity ω. The generic forward NTT ω (a) of a sequence
Output: c ∈ R p n 1 with at most 32 coefficients being -1 or 1
., a n−1 } to {A 0 , . . . , A n−1 } with elements in Z p and length n is defined as [24] , where • means componentwise multiplication. This avoids the doubling of the input length of the NTT and also gives us a modular reduction by x n + 1 for free. If parameters are chosen such that n is a power of two and that p ≡ 1 mod 2n, the NTT exists and the negative wrapped convolution can be implemented efficiently.
In order to achieve high NTT performance, we precompute all constants ω i , ω −i , ψ i as well as n −1 · ψ i for i ∈ 0 . . . n − 1. The multiplication by n −1 , which is necessary in the NTT −1 step, is directly performed as we just multiply by n
Storing parameters in NTT representation. The polynomial a is used as input to the key-generation algorithm and can be chosen as a global constant. By settingã = NTT(a) and storingã we just need to perform NTT −1 (ã • NTT(y 1 )), which consists of one forward transform, one point multiplication and one backward transform. This is implemented in the poly mul a function and is superior to the general-purpose NTT multiplication, which requires three transforms.
Random polynomials. During signature generation we need to generate two polynomials with random coefficients uniformly distributed in [−k, k]. To obtain these polynomials, we first generate 4 · (n + 16) = 2112 random bytes using the Salsa20 stream cipher [2] and a seed from the Linux kernel random-number generator /dev/urandom. We interprete these bytes as an array of n+16 unsigned 32-bit integers. (2k + 1) ) − k.
The probability that an integer is discarded is (2 32 mod (2k + 1))/2 32 . For our parameters we have (2 32 mod (2k + 1)) = 4. The probability to discard a randomly chosen 32-bit integer is thus 4/2 32 = 2 −30 . The 16 additional elements in our array (corresponding to one block of Salsa20) make it extremely unlikely that we do not sample enough random elements to set all coefficients of the polynomial. In this highly unlikely case we simply sample another 2112 bytes of randomness.
During key generation we use the same approach to generate polynomials with coefficients in {−1, 0, 1}. The difference is that we sample bytes instead of 32-bit integers. We again sample one additional block of Salsa20 output, now corresponding to 64 additional elements. A byte is discarded only if its value is 255, the chance to discard a random byte is thus 2 −8 .
Low-Level Optimization
The performance of the signature scheme is largely determined by a small set of operations on polynomials with n = 512 coefficients over Z p where p is a 23-bit prime. This section first describes how we represent polynomials and what implementation techniques we use to accelerate operations on these polynomials.
Representation of polynomials. We represent each 512-coefficient polynomial as an array of 512 double-precision floating-point values. Each such array is aligned on a 32-byte boundary, meaning that the address in memory is divisible by 32. This representation has the advantage that we can use the singleinstruction multiple-data (SIMD) instructions of the AVX instruction-set extension in modern Intel and AMD CPUs. These instructions operate on vectors of 4 double-precision floats in 256-bit-wide, so called ymm vector registers. These registers and the corresponding AVX instructions can be found, for example, in the Intel Sandy Bridge, Intel Ivy Bridge, and AMD Bulldozer processors. The following performance analysis focuses on Ivy Bridge processors; Section 4 also reports benchmarks from a Sandy Bridge processor. Both Sandy Bridge and Ivy Bridge processors can perform one AVX doubleprecision-vector multiplication and one addition every cycle. This corresponds to 4 multiplications (vmulpd instruction) and 4 additions (vaddpd instruction) of polynomial coefficients each cycle. However, arithmetic cost is not the main bottleneck in our software as loads and stores are often necessary because only 64 polynomial coefficients fit into the 16 available ymm registers. The performance of loads and stores is more complex to determine than arithmetic throughput. In principle, the processor can perform two loads and one store every two cycles. However, this maximal throughput can be reduced by bank conflicts. For details see [10, Section 8.13 ].
Modular reduction of coefficients. To perform a modular reduction of a coefficient x, we first compute c = x · p −1 , then round c, then multiply c by p and then subtract c from x. The first step uses a precomputed double-precision approximation p −1 of the inverse of p. When reducing all coefficients of a polynomial, the multiplications and the subtraction are performed on four coefficients in parallel with the vmulpd and vsubpd AVX instructions, respectively. The rounding is also done on four coefficients in parallel using the vroundpd instruction. Note that depending on the rounding mode we can obtain the reduced value of x in different intervals. If we perform a truncation we obtain x in [0, p − 1], if we round to the nearest integer we obtain x in [−((p − 1)/2), (p − 1)/2]. We only need rounding to the nearest integer (vroundpd with rounding-mode constant 0x08). Both representations are required at different stages of the computation; vroundpd supports choosing the rounding mode.
Lazy reduction. The prime p has 23 bits. A double-precision floating-point value has a 53-bit mantissa and one sign bit. Even the product of two coefficients does not use the whole available precision, so we do not have to perform modular reduction after each addition, subtraction or even multiplication. We can thus make use of the technique known as lazy reduction, i.e., of performing reduction modulo p only when necessary.
Optimizing the NTT. The most speed-critical operation for signing is polynomial multiplication and we can thus use the NTT transformation as described above. We start from a standard fast iterative algorithm (see, e.g., [9] ) for computing the FFT/NTT and adapt it to the target architecture. The transformation of a polynomial f with coefficients f 0 , . . . , f 511 to or from NTT representation consist of an initial permutation of the coefficients followed by log 2 n = 9 levels of operations on coefficients. On level 0, pick up f 0 and f 1 , multiply f 1 with a constant (a power of ω), add the result to f 0 to obtain the new value of f 0 and subtract the result from f 0 to obtain the new value of f 1 . Then pick up f 2 and f 3 and perform the same operations to find the new values for f 2 and f 3 and so on. The following levels work in a similar way except that the distance of pairs of elements that are processed together is different: on level i process elements that are 2 i positions apart. For example, on level 2 pick up and transform f 0 and f 4 , then f 1 and f 5 etc. On level 0 we can omit the multiplication by a constant, because the constant is 1.
The obvious bottleneck in this computation are additions (and subtractions): Each level performs 256 additions and 256 subtractions accounting for a total of 9 · 512 = 4608 additions requiring at least 1152 cycles. In fact the lower bound of cycles is much higher, because after each multiplication by a constant we need to reduce the coefficients modulo p. This takes one vroundpd instruction and one subtraction. The vroundpd instruction is processed in the same port as additions and subtractions, we thus get a lower bound of (9 · 512 + 8 · 512)/4 = 2176 cycles. To get close to this lower bound, we need to make sure that all the additions can be efficiently processed in AVX instructions by minimizing overhead from memory access, multiplications or vector-shuffle instructions.
Starting from level 2, the structure of the algorithm is very friendly for 4-way vector processing: For example, we can load (f 0 , f 1 , f 2 , f 3 ) into one vector register, load (f 4 , f 5 , f 6 , f 7 ) in another vector register, load the required constants  (c 0 , c 1 , c 2 , c 3 ) into a third vector register and then use one vector multiplication, one vector addition and one vector subtraction to obtain (f 0 +c 0 f 4 , f 1 +c 1 f 5 , f 2 + c 2 f 6 , f 3 + c 3 f 7 ) and (f 0 − c 0 f 4 , f 1 − c 1 f 5 , f 2 − c 2 f 6 , f 3 − c 3 f 7 ). However, on levels 0 and 1 the transformations are not that straightforwardly done in vector registers. On level 0 we do the following: Load f 0 , f 1 , f 2 , f 3 into one register; perform vector multiplication of this register with (1, −1, 1, −1) and store the result in another register; perform a vhaddpd instruction of these two registers which results exactly in (
A remaining bottleneck is memory access. To minimize loads and stores, we merge levels 0,1,2, levels 3,4,5 and levels 6,7,8. The idea is that on one level two pairs of coefficients are interacting; through two levels it is 4-tuples of coefficients that interact and through 3 levels it is 8-tuples of coefficients that interact. On levels 0,1 and 2 we load these 8 coefficients; perform all transformations through the 3 levels and store them again, then proceed to the next 8 coefficients. On higher levels we load 32 coefficients, perform all transformations through 3 levels on them, store them and then proceed to the next 32 coefficients.
In total, one NTT transformation takes 4484 cycles on the Ivy Bridge processor. This includes about 500 cycles for the initial coefficient permutation. We are continuing to investigate the difference between the lower bound on cycles dictated by vector additions and the cycles actually taken by our software.
Addition and subtraction. Addition and subtraction of polynomials simply means loading coefficients, performing double-precision floating-point addition or subtraction, and storing the result coefficient. This is completely parallel, so we do this in 256 vector loads, 128 vector additions or subtractions, and 128 vector stores.
Higher-order transformation. The higher-order transformation described in Algorithm 4 is a nice example of the power of representing polynomial coefficients as double-precision floats: The only operation required is the multiplication by the precomputed value (2(k − 32) + 1) −1 (a double-precision approximation of (2(k − 32) + 1) −1 ) and a subsequent rounding towards the nearest integer. As for the coefficient reduction we perform these computations using the vmulpd and vroundpd instructions.
Performance Analysis and Benchmarks
In this section we analyze the performance of our software and report benchmarks for key generation (crypto keypair), as well as the signing (crypto sign) and verification (crypt sign open) algorithm. Our software implements the eBATS API [4] for signature software, but we did not use SUPERCOP for benchmarking. The reason is that SUPERCOP reports the median of multiple runs to filter out benchmarks that are polluted by, for example, an interrupt that occurred during some of the computations. Considering the median of timings when signing would be overly optimistic and cut off legitimate benchmarks of signature generations that took very long because they required many attempts. Therefore, for signing we report the average of 100000 signature generations; for key-pair generation, verification and lower-level functions we report the median of 1000 benchmarks. However, we will submit our software to eBACS for public benchmarking and discuss the issue with the editors of eBACS. Note that our software for signing is obviously not running in constant time but the timing variation is independent of secret data; our software is fully protected against timing attacks.
We performed benchmarks on two different machines:
-a machine called h9ivy at the University of Illinois at Chicago with an Intel Core i5-3210M CPU (Ivy Bridge) at 2500 MHz and 4 GB of RAM; and -a machine called h6sandy at the University of Illinois at Chicago with an
Intel Core i3-2310M CPU (Sandy Bridge) at 2100 MHz and 4 GB of RAM.
All software was compiled with gcc-4.7.2 and compiler flags -O3 -msse2avx -march=corei7-avx -fomit-frame-pointer. During the benchmarks TurboBoost and hyperthreading were switched off. The performance results for the most important operations are given in Table 1 . The message length was 59 bytes for the benchmarking of crypto sign and crypto sign open. Polynomial-multiplication performance. The multiplication of two polynomials (poly mul) takes 16096 cycles on the Ivy Bridge. Out of those, 3 · 4484 = 13452 cycles are for 3 NTT transformations (ntt).
Key-generation performance. Generating a key pair takes 31140 cycles on the Ivy Bridge. Out of those, 2 · 5464 = 10928 cycles are required to generate two random polynomials (poly setrandom max1); 11044 cycles are required for a multiplication by the constant system parameter a (poly mul a); the remaining 9168 cycles are required for one polynomial addition, compression of the two private-key polynomials and packing of the public-key polynomial into a byte array.
Signing performance. Signing takes 634988 cycles on average on the Ivy Bridge. Each signing attempt takes 85384 cycles. We need 7 attempts on average, so those attempts account for about 7 · 85384 = 597688 cycles; the remaining cycles are required for constant overhead for extracting the private key from the byte array, copying the message to the signed message etc. Some of the remaining cycles may also be due to some measurements being polluted as explained above.
Out of the 85384 cycles for each signing attempt, 2 · 10824 = 21648 cycles are required to generate two random polynomials (poly setrandom maxk); 2 · 16096 = 32192 cycles are required for two polynomial multiplications; 11084 cycles are required for a multiplication with the system parameter a; the remaining 20460 cycles are required for hashing, the higher order transformation, four polynomial additions, one polynomial subtraction and testing whether the polynomial can be compressed.
Verification performance. Verifying a signature takes 45036 cycles on the Ivy Bridge. Out of those, 16096 cycles are required for a polynomial multiplication; 11084 cycles are required for a multiplication with a; the remaining 17856 cycles are required for hashing, the high-order transformation, a polynomial addition and a polynomial subtraction, decompression of the signature, and unpacking of the public key from a byte array.
Comparison. As we provide the first software implementation of the signature scheme we cannot compare our result to other software implementations. In [14] only a hardware implementation is given which is naturally hard to compare to. For different types of FPGAs and parallelism, an implementation of sign/verify of 931/998 (Spartan-6 LX16) up to 12627/14580 (Virtex-6 LX130) messages/signatures per second is reported. However, the architecture is quite different; in particular it uses a configurable number of high-clock-frequency schoolbook multipliers instead of an NTT multiplier. The explanation for the low verification performance on the FPGA, compared with the software implementation, is that only one such multiplier is used in the verification engine.
Another target for comparison is a recently reported implementation of an ideal lattice-based encryption system in soft-and hardware [12] . In software, the necessary polynomial arithmetic relies on Shoup's NTL library [22] . Measurements confirmed that our basic arithmetic is faster than their prototype implementation (although their parameters are smaller) as we can rely on AVX, a hand-crafted NTT implementation and optimized modular reduction.
Various other implementations of post-quantum signature schemes have been described in the literature and many of them have been submitted to eBACS [4] . In Table 2 we compare our software in terms of security, speed, key sizes and signature size to the Rainbow, TTS, and C * (pFLASH) software presented in [8] , and the MQQ-Sig software presented in [11] . The cycle counts of these implementations are obtained from the eBACS website and have been measured on the same Intel Ivy Bridge machine that we used for benchmarking (h9ivy). We reference these implementations by their names in eBACS (in typewriter font) and their corresponding paper. For most of these multivariate schemes, the signing performance is much better, verification performance is somewhat better, but they suffer from excessive public-key sizes.
We furthermore compare to software described in the literature that has not been submitted to eBACS, specifically the implementation of the parallel-CFS code-based signature scheme presented in [16] , the implementation of the treeless signature scheme TSS12 presented in [23] , and the implementation of the hash-based signature scheme XMSS [6] . For those implementations we give the performance numbers from the respective paper and indicate the CPU used for benchmarking. Parallel-CFS not only has much larger keys, signing is also several orders of magnitude slower than with the lattice-based signature software presented in this paper. However, we expect that verification with parallel-CFS is very fast, but [16] does not give performance numbers for verification. The TSS software is using the scheme originally proposed in [17] . It makes an interesting target for comparison as it is similar to our scheme but relies on weaker assumptions. However, the software is much slower for both signing and verification. Hash-based signature schemes are also an interesting post-quantum signature alternative due to their well understood security properties and relatively small keys. However, the XMSS software presented in [6] is still an order of magnitude slower than our implementation and produces considerably larger signatures.
Finally we include two non-post-quantum signature schemes in the comparison in Table 2 . First, the Ed25519 elliptic-curve signature scheme [3] and second, RSA-2048 signatures based on the OpenSSL implementation (ronald2048). Comparing to those schemes shows that our implementation and also most of the multivariate-signature software can even be faster or at least quite comparable to established schemes in terms of performance. However, the key and signature sizes of those two non-post-quantum signature are not beaten by any post-quantum proposal, yet.
Other lattice-based signature schemes that have a security reduction in the standard model are given in [7] and [5] . However, those papers do not give concrete parameters, security estimates or describe an implementation.
Future Work
As the initial implementation work has been carried out it is now necessary in future work to evaluate the security claims of the scheme by careful cryptanalysis and development of potential attacks. Especially, as the implemented scheme relaxes some assumptions that are required for connection to worst-case lattice problems more confidence is needed for real world usage. Other future work is the investigation of efficiency on more constrained devices like ARM (which, in some versions, also feature a SIMD unit) or even low-cost 8-bit processors.
